Skip to content
Synthesize Verilog Modules

Create bcd_digital_clock.v #7

# to view logs

Create bcd_digital_clock.v

Create bcd_digital_clock.v #7

Annotations

1 error

synthesize

synthesize
failed Feb 15, 2025 in 8m 24s