I am trying to develop my skills through daily practice and consistency.
-
Updated
Jul 31, 2024 - Verilog
I am trying to develop my skills through daily practice and consistency.
This repo contains a mini-processor design implemented on FPGA using verilog
This repo contains an I2C transaction state machine modelled in Verilog targeted for the Zynq Zedboard
Add a description, image, and links to the vivado-simulator topic page so that developers can more easily learn about it.
To associate your repository with the vivado-simulator topic, visit your repo's landing page and select "manage topics."