High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model
-
Updated
Nov 20, 2024 - VHDL
High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model
Includes lab exercises from my Computer Organization and Digital Design module. It features implementations of various components inside a processor using VHDL . Finally I make 4 bit nanoprocessor combining all components those build in previous labs.
Add a description, image, and links to the vivado-simulator topic page so that developers can more easily learn about it.
To associate your repository with the vivado-simulator topic, visit your repo's landing page and select "manage topics."